Design and Management of Computer Networks Running Notes

-

Architecture and Design Process

Hierarchy and Inter-connectivity

Network Supportability

-------------------------------------------------------------------------------------------

Service Description pdf

Service characteristics pdf

Service Levels pdf

System Components and network services pdf

Service Requests and Requirements pdf

Service Offerings pdf

Service Matrices pdf

Performance Characteristics pdf

for running notes Download here

-------------------------------------------------------------------------------------------

Types of user requirements pdf

  • Timeliness
  • Interactivity
  • Reliability
  • Presentation Quality
  • Adaptability
  • Security
  • Affordability
  • Functionality
  • Supportability
  • Future growth

Requirement Analysis pdf

  • The need for Requirement Analysis

User Requirements pdf

for running notes Download here

------------------------------------------------------------------------------------------- 

Application Requirements pdf

  • Application types
  • Types of Application Requirements

Application Locations

Device Requirements

Device Types

  • Generic Computing devices
  • Servers
  • Specialized devices

Performance Characteristics

Network Requirements

Monitoring

  • Monitoring methods
  • Instrumentation methods
  • Sets of characteristics for monitoring
  • In-band versus Out-of-band monitoring
  • Centralized versus Distributed monitoring
  • Performance Requirements
for running notes Download here

------------------------------------------------------------------------------------------- 

Other Requirements

Supplemental performance Requirements

  • Operational Suitability
  • Supportability
  • Confidence

Financial requirements

Enterprise Requirements

for running notes Download here

-------------------------------------------------------------------------------------------


Comments

  1. VidhyaDec 17, 2013, 8:27:00 AM

    plz post importatnt questions unit wise

    ReplyDelete
    Replies
    1. vijayDec 28, 2013, 11:45:00 AM

      give your mail address we will send you the questions

      Delete
    2. SairamJan 9, 2014, 12:18:00 PM

      pls send me important ques

      Delete
  2. umaDec 21, 2013, 12:23:00 PM

    can you post notes of dmcn .it luks hard to study through book

    ReplyDelete
  3. UnknownDec 29, 2013, 11:26:00 AM

    Can you snd the important question to this mail-id: leftyjoy@gmail.com

    ReplyDelete
  4. UnknownDec 29, 2013, 6:19:00 PM

    Can yu send imp que for cp 7101,cp7102,cp7103,ne7002,cp7002 to nrupavathyfeb23@gmail.com

    ReplyDelete
  5. UnknownDec 30, 2013, 7:37:00 AM

    can u send important ques to vengatbabu@gmail.com

    ReplyDelete
  6. UnknownAug 15, 2014, 10:05:00 AM

    hello sir, pls send important questions(jeevi2k10@gmail.com)

    ReplyDelete
  7. AnonymousSep 1, 2014, 11:00:00 AM

    sir, pls send important questions unitwise(saranjbtech@gmail.com)

    ReplyDelete
  8. UnknownJan 9, 2017, 3:04:00 PM

    pls send running notes for all 5 units and important questions(venkhatesh14@gmail.com)

    ReplyDelete

Post a Comment

Popular posts from this blog

Pentium microprocessors

-
Image
A 32-bit microprocessor introduced by Intel in 1993. It contains 3.3 million transistors. Since 1993, Intel has developed the Pentium III and more recently the Pentium 4 microprocessors.   Pentium III Pentium III Mainboard Layout Intel builds on the technology it developed with the Pentium II microprocessors.  The Pentium III processor comes with a Synchronized Dynamic Random Access Memory (SDRAM), allowing for an extremely fast transfer of data between the microprocessor and the memory. 70 new instructions, called Streaming SIMD Extensions, enhance multimedia and 3D performance.  Launched February 1999 - Available in speed levels of 450, 500, 550, and 600MHz. 32KB of Level 1 Cache (operating at CPU's full core speed). 512KB of Level 2 Cache (operating at ½ of CPU's core speed). 100 MHz bus speed. The branch prediction/recovery pipeline was doubled to include 10-stages from the P-II.   Pentium IV The next generation of microprocessors from Intel. Pe
Read more

Multilevel Organization of Cache Memory

-
Image
A multilevel cache hierarchy consists of n levels of caches. C1, C2, .......,Ci,....... Cn. A processor reference is serviced by the cache closest to the processor that contains the data.  At the same time that cache provides information to the caches on the path between itself and the processor. Multilevel cache hierarchy for multi- processors neither a local LRU nor a global LRU. Where all references to a Ci cache are percolated to its parent for rear-ranging the LRU stack at the Ci+i level. Multilevel caches Another issue is the fundamental tradeoff between cache latency and hit rate.  Larger caches have better hit rates but longer latency. To address this tradeoff, many computers use multiple levels of cache, with small fast caches backed up by larger, slower caches. Multi-level caches generally operate by checking the smallest level 1 (L1) cache first. If it hits, the processor proceeds at high speed.  If the smaller cache misses, the next larger cache (L2) is c
Read more